




Flg1A. Serial termination







Flg2A. dV/dt tracking system



Flg. 2 dV/dt tracking system with charge pump




Flg. 2C. dV/dt tracking system with charge pump (more detailed)



if $|Z_C| = |Z_D| = |Z_E|$, then an input signal can not change Zinput

Flg. 2D NMOS output buffer parallel termination



Flg. 3. An input parasitic capacitor charge/discharge circuit

